In a sequential logic circuit, which of the following is NOT a valid state?
Initial state
Unspecified state
Transition state
Final state

Digital Logic Design Exercises are loading ...